

Amendments to the Claims

1. *(Original)* A FIFO memory device comprising a storage stage and input stage, the storage stage comprising a plurality of non-volatile storage elements and the input stage comprising a plurality of volatile storage elements.
2. *(Original)* A FIFO memory device according to claim 1, wherein the storage stage comprises a non-volatile FIFO memory device.
3. *(Currently Amended)* A FIFO memory device according to ~~claim 1~~ or claim 1, wherein the input stage comprises a volatile FIFO memory device.
4. *(Currently Amended)* A FIFO memory device according to ~~any one of the preceding claims~~ claim 1, wherein the memory device further comprises means for monitoring the status of the input stage and/or storage stage.
5. *(Original)* A FIFO memory device according to claim 4 wherein the monitoring means includes a counter indicating the number of empty spaces.
6. *(Currently Amended)* A FIFO memory device according to ~~any one of the preceding claims~~ claim 1 wherein the input stage and storage stage are connected in series.
7. *(Currently Amended)* An integrated circuit comprising at least one memory device according to ~~any one of the preceding claims~~ claim 1.